Shopping Cart
0 Item in Cart

Testing for Small Delay Defects in Nanoscale CMOS Integrated Circuits
Click for related books: Sandeep K. Goel

(80 Ratings)

Retail Price: 12302.00/-
Price: 9227.00/-
Inclusive all taxes
25.00% OFF
Sold By: Store4Doctors

Offer 1: Get 25.00% + Flat ₹ 50 discount on shopping of ₹ 1500
                use code:

Offer 2: Get 25.00% + Flat ₹ 150 discount on shopping of
                ₹ 5000 use code:

Free Shipping (for orders above ₹ 499)  *T&C apply.

In Stock Click For New Edition
Select Quantity :

Key Features
  • Overviews semiconductor industry test challenges and the need for SDD testing, including basic conce
  • Describes algorithmic solutions incorporated in commercial tools from Mentor Graphics
  • Reviews SDD testing based on "alternative methods" that explores new metrics, top-off ATPG, and circ
  • Highlights the advantages and disadvantages of a diverse set of metrics, and identifies scope for im

Advances in design methods and process technologies have resulted in a continuous increase in the complexity of integrated circuits (ICs). However, the increased complexity and nanometer-size features of modern ICs make them susceptible to manufacturing defects, as well as performance and quality issues. Testing for Small-Delay Defects in Nanoscale CMOS Integrated Circuits covers common problems in areas such as process variations, power supply noise, crosstalk, resistive opens/bridges, and design-for-manufacturing (DfM)-related rule violations. The book also addresses testing for small-delay defects (SDDs), which can cause immediate timing failures on both critical and non-critical paths in the circuit. Written from the triple viewpoint of university researchers, EDA tool developers, and chip designers and tool users, this book is the first of its kind to address all aspects of SDD testing from such a diverse perspective. The book is designed as a one-stop reference for current industrial practices, research challenges in the domain of SDD testing, and recent developments in SDD solutions.

More Details About Testing for Small Delay Defects in Nanoscale CMOS Integrated Circuits
General Information
Author(s)Sandeep K. Goel
Publish YearJanuary 2013
Reviews of Testing for Small Delay Defects in Nanoscale CMOS Integrated Circuits
Average Rating

Write A Review


Top Reviews lists the most relevant product reviews only.