×







We sell 100% Genuine & New Books only!

Design for Manufacturability & Yield for Nano-Scale CmosChiang 2009 Edition at Meripustak

Design for Manufacturability & Yield for Nano-Scale CmosChiang 2009 Edition by Chiang Charles , Springer

Books from same Author: Chiang Charles

Books from same Publisher: Springer

Related Category: Author List / Publisher List


  • Price: ₹ 595.00/- [ 11.00% off ]

    Seller Price: ₹ 530.00

Estimated Delivery Time : 4-5 Business Days

Sold By: Meripustak      Click for Bulk Order

Free Shipping (for orders above ₹ 499) *T&C apply.

In Stock

We deliver across all postal codes in India

Orders Outside India


Add To Cart


Outside India Order Estimated Delivery Time
7-10 Business Days


  • We Deliver Across 100+ Countries

  • MeriPustak’s Books are 100% New & Original
  • General Information  
    Author(s)Chiang Charles
    PublisherSpringer
    ISBN9788184892444
    Pages281
    BindingPaperback
    LanguageEnglish
    Publish YearJanuary 2009

    Description

    Springer Design for Manufacturability & Yield for Nano-Scale CmosChiang 2009 Edition by Chiang Charles

    As we approach the 32 nm CMOS technology node the design and manufacturing communities are dealing with a lithography system that has to print circuit artifacts that are significantly less than half the wavelength of the light source used, with new materials, with tighter pitches, and higher aspect ratio metallurgies. This reality has resulted in three main manufacturability issues that have to be addressed: printability, planarization, and intra-die variability. Addressing in depth the fundamentals impacting those three issues at all the stages of the design process is not a luxury one can ignore. Manufacturability and yield are now one and the same and are no longer a fabrication, packaging, and test concerns; they are the concern of the whole IC community. Yield and manufacturability have to be designed in, and they are everybody���s responsibility. Design for Manufacturability and Yield for Nano-Scale CMOS walks the reader through all the aspects of manufacturability and yield in a nano-CMOS process and how to address each aspect at the proper design step starting with the design and layout of standard cells and how to yield-grade libraries for critical area and lithography artifacts through place and route, CMP model based simulation and dummy-fill insertion, mask planning, simulation and manufacturing, and through statistical design and statistical timing closure of the design. It alerts the designer to the pitfalls to watch for and to the good practices that can enhance a design���s manufacturability and yield. This book is a must read book the serious practicing IC designer and an excellent primer for any graduate student intent on having a career in IC design or in EDA tool development.



    Book Successfully Added To Your Cart