×







We sell 100% Genuine & New Books only!

Nano-Cmos Design For Manufacturability: Robust Circuit And Physical Design For Technology Nodes at Meripustak

Nano-Cmos Design For Manufacturability: Robust Circuit And Physical Design For Technology Nodes by Wong, John Wiley And Sons

Books from same Author: Wong

Books from same Publisher: John Wiley And Sons

Related Category: Author List / Publisher List


  • Price: ₹ 12941.00/- [ 15.00% off ]

    Seller Price: ₹ 11000.00

Estimated Delivery Time : 4-5 Business Days

Sold By: Meripustak      Click for Bulk Order

Free Shipping (for orders above ₹ 499) *T&C apply.

In Stock

We deliver across all postal codes in India

Orders Outside India


Add To Cart


Outside India Order Estimated Delivery Time
7-10 Business Days


  • We Deliver Across 100+ Countries

  • MeriPustak’s Books are 100% New & Original
  • General Information  
    Author(s)Wong
    PublisherJohn Wiley And Sons
    ISBN9780470112809
    Pages408
    BindingHardbound
    LanguageEnglish
    Publish YearOctober 2008

    Description

    John Wiley And Sons Nano-Cmos Design For Manufacturability: Robust Circuit And Physical Design For Technology Nodes by Wong

    Discover innovative tools that pave the way from circuit and physical design to fabrication processing Nano-CMOS Design for Manufacturability examines the challenges that design engineers face in the nano-scaled era, such as exacerbated effects and the proven design for manufacturability (DFM) methodology in the midst of increasing variability and design process interactions. In addition to discussing the difficulties brought on by the continued dimensional scaling in conformance with Moore's law, the authors also tackle complex issues in the design process to overcome the difficulties, including the use of a functional first silicon to support a predictable product ramp. Moreover, they introduce several emerging concepts, including stress proximity effects, contour-based extraction, and design process interactions. This book is the sequel to Nano-CMOS Circuit and Physical Design, taking design to technology nodes beyond 65nm geometries. It is divided into three parts: Part One, Newly Exacerbated Effects, introduces the newly exacerbated effects that require designers' attention, beginning with a discussion of the lithography aspects of DFM, followed by the impact of layout on transistor performance Part Two, Design Solutions, examines how to mitigate the impact of process effects, discu.



    Book Successfully Added To Your Cart