Description
Springer Formal Semantics And Proof Techniques For Optimizing Vhdl Models by Umamageswaran K.
Written expressly for hardware designers, this book presents a formal model of VHDL clearly specifying both the static and dynamic semantics of VHDL. It provides a mathematical framework for representing VHDL constructs and shows how those constructs can be formally manipulated to reason about VHDL